Abstract-In this paper simulations of a 130-nm CMOS 24-GHz automotive radar transmitter with digital beam steering is presented. The beam steering is performed by multiple PAs connected to separate antenna elements. The output phases of the PAs are individually controllable through 360°by binary weighting of quadrature phases. The circuit contains 18 PAs, each delivering 0 dBm to the antenna, resulting in a combined output power of 13 dBm. The 18 element antenna array will at 24 GHz be 11 cm, and have a directivity of 12 dB and a half power beam width of 5 degrees.
I. INTRODUCTION
The car industry and the legislators are very interested in an automotive radar system. The injuries from car collisions cost the society a lot both in medical bills and in human tragedies. In the United States (US) alone motor vehicle crashes accounted for 42,000 deaths, more than 5.3 million injuries, and over $231 billion in economic losses in 2000 [1] . Already today there is a system called Adaptive Cruise Control (ACC), or sometimes AICC, where I stands for Intelligent. The ACC system measures the distance to the closest vehicle ahead, either by radar or laser [2] - [4] . If the distance becomes too short the car closes its throttle, or if necessary the system will apply the brakes. If the vehicle ahead changes lane or accelerates, the ACC system will open the throttle and accelerate up to the speed preset by the cruise control. This system adds about $1,500 -$3,000 to the cost of the car [2] . The price of radar solutions has to go down if they are going to be available in all cars. This is the main reason for choosing standard CMOS technology. The cost of the system can then also be further reduced by integrating much of the digital functionality on the same chip.
The European Telecommunications Standards Institute (ETSI) has a temporary standard [5] rope and US is opened at 76-77 GHz with a maximum EIRP of 40 dBm and 48 dBm respectively [6] , [7] . In Europe there is also a permanent location for anti-collision SRR at 79 GHz with an EIRP of 50 dBm [8] . With today's CMOS technologies 24 GHz operating frequency is possible, enabling low-cost implementation of 24 GHz SRR systems. In the coming years, CMOS technology feature sizes are predicted to decrease making also low-cost implementations of 77 GHz systems possible. According to the International Technology Roadmap for Semiconductors (ITRS) [9] the 45 nm node and beyond will have fT:s higher than 200 GHz making them possible for 77 GHz implementation.
A typical specification for a 77 GHz radar front end can be seen in Table I , [3] , [10] - [12] . Since our aim is to find a transmitter architecture that can be migrated to 77 GHz when sufficiently fast CMOS technology becomes available, we use this specification for our design, although the EIRP is a bit high. The antenna has to have a high directivity and a small Half Power Beam Width (HPBW) to be able to ful-1-4244-0157-7/06/$20.00 C2006 IEEE fill the specification. In addition to that it should be steerable and mechanically stable. A linear array needs to be at least I0O to achieve the required HPBW. This corresponds to 4 cm at 77 GHz and 13 cm at 24 GHz. A linear array of A/2 dipole patches has been assumed, fed in the center by the differential signal from the PAs, see Fig. 1 18 PAs therefore requires long interconnect lines which has to be considered during simulation.
In the following sections the different parts of the circuit are described from left to right in Fig. 4 .
A. Polyphase Filter
To convert the externally applied differential input signal to a quadrature signal, a passive polyphase filter [13] is used, see Fig 5. The filter has two links, tuned to a lower and a higher frequency. The filter is thereby rather broadband. For a ±20 quadrature phase error the band is from 18 GHz to 29 GHz, and the voltage loss of the filter within that band is less than 11 dB, when loaded by the inverter tree.
To reach the high operating frequencies, the resistances of the filter must be low, 45 Q and 60 Q in the two stages. The purpose of the first stage in the inverter tree is to reduce the loading of the polyphase filter and to drive the three following inverters. The routing from the first to the third stage is long, thus an second stage is inserted to drive the interconnect wire and the inverters of the third stage. The capacitance of one of the interconnect wires is roughly 18 fF, and the series resistance in the same wire is below 1 Q. From the third to the fifth stage the routing is local and thus the tree starts to grow, ending in 18 output branches.
The ratio of the output current and input current of the inverter tree, when placed in the transmitter circuit, is 3.3 times, achieving an amplitude of 112 mV at the PA input.
C. Power Amplifier
A 3600 phase steering PA fed by a quadrature signal has been designed, see Fig. 7 . The binary weighted transistor banks gives the possibility to weight the phases differently by changing the control voltages, V, _. Then the transmitted signal from each PA can have an arbitrary phase2. The power delivered to the antenna array should be 10 dBm, distributed among the 18 PAs. Each PA should then deliver at least -3 dBm, and is therefore designed to output 0 dBm into a 60 Q load, giving a 3 dB margin for losses in antenna feeding networks. The 60 Q patch resistance is obtained by tuning the feeding point, x, of the patch antenna according to (la).
Ri,(x = 0) is made high by making the patch width, W, small (lb) [14] .
Thus the patch can be made small and matched to the PA at the same time.
It should be stressed that the inductors in Fig. 7 are on the antenna substrate and not on-chip, they are to be realized as stubs.
The phasor of one of the PAs has been swept over a quadrant and the result is plotted in Fig. 8 together with the ideal points. The other PA, which loads the same inverter one stage back, is set to 450 during the sweep. Table I3 . In this time slot a new phase setting must be clocked in, the circuit has to stabilize, and a new measurement be performed. To clock in the 216 (12x 18) control signals does not take more than a couple of microseconds with a 100 MHz clock, which is not considered high in modern digital CMOS processes. The shift register is built with the cell shown in Fig. 9 . The last inverter in the stage is larger than the preceding one. It is necessary to have a large driving capability of the last inverter to force a change in the next stage. In this case the last inverters are made 4/3 times larger.
IV. CONCLUSION
The results of the simulations support the idea that a low cost automotive radar system in CMOS can be built, enabling 3To sweep the FOV approximately 10 phase settings is required. This should be performed 10 times per second, thus giving 10 ms per phase setting. increased safety on the roads.
It has been shown that the transmit power needed to get sufficient distance coverage is possible to deliver with 130 nm CMOS technology at 24 GHz, by use of multiple PAs. The multiple PAs deliver 13 dBm in total. They also support digital beam steering with good accuracy. Electrical beam steering makes the radar design more robust and less expensive than mechanical solutions.
